Abstract. ADS-B message detection requires a simpler and less resource consuming algorithm when applied to satellites. In this paper, to address the defects of the traditional S-mode message detection algorithm that is verified repeatedly causing the real-time problem or uses too much FPGA resource to be detected more quickly, the paper focus on the ADS-B S-mode message preamble detection and data bit extraction algorithm design and implementation. The preamble detection algorithm based on preamble correlation and the data bit extraction algorithm is designed on the simulation platform established by MATLAB/Simulink, and the hardware implementation of FPGA is completed. The design of the equipment is optimized for the shortage of space equipment resources in the timing control, bit process and the CRC check. The results show that the algorithm not only can effectively detect the preamble of S-mode messages, but also performs accurate data bit extraction and completes the detection of ADS-B messages. It is also suitable for hardware implementation and requires less hardware resources. Results indicate that it is suitable for application in spaceborne ADS-B receiving system.
Introduction
ADS-B, which is a kind of broadcast-based automatic correlation monitoring technology, is divided into four technologies: Automatic, Dependent, Surveillance, and Broadcast. It can provide the aircraft's flight position and flight status, which facilitates the monitoring of aircraft and can improve airspace capacity and air traffic safety. It is the monitoring technology development direction that promoted by ICAO. At present, air management based on ADS-B technology mainly relies on ground-based radars, but domestic and foreign countries have already tried to install high-sensitivity ADS-B receivers on low-orbit satellites, and tracked aircrafts via satellite-borne ADS-B. The domain reconnaissance signal can expand the global air traffic control by 10% based on land-based radar to 100% [1] . On January 15, 2017, SpaceX's Falcon-9 rocket launched 10 "Iridium NEXT" satellites. The ADS-B payload onboard provides air traffic control services [2] . The "TianTuo-3" launched by the National University of Defense Technology of China in September 2015, equipped with an ADS-B receiving system, receives an average of more than 400,000 ADS-B messages on a daily basis, which provide safety, route optimization, air traffic control, and aviation efficiency information services [1] .
The most widely used data transmission method of the ADS-B system is the 1090 ES data link mode. This data link is a working mode of S-mode information transmission based on secondary radar [3] . To receive the S-mode message, the first step is to complete the message header detection, which is a very critical step for the ADS-B receiving transponder to complete the message detection. Message detection methods are generally divided into two types, one is a frequency domain determination method, and the other is a time domain video processing method. The idea of the frequency-domain decision method is based on time-spectrum estimation, and the target signal separation of the S-mode is performed using an effective estimation of the header detection frequency and data frequency of the S-mode message. Commonly used algorithms include Tufts-Kuraresan Music, Esprit and Unitary Esprit, and on this basis the ultra-high resolution algorithm proposed by [4] in 2004, all have high resolution and low signal-to-noise ratio requirements, but these approaches rapidly degrades as the spectral purity of the oscillator transmitting S-mode messages decreases. The time domain video processing method is a traditional and widely used detection algorithm. The pulse position and rising edge is used to judge the existence of the header and calculate the arrival time of the signal in [5] . It performs a good detection, but fails to effectively use the falling edge, pulse width and non-pulse part of the header, so that some of the interference detection fails. In [6] , the header is detected by means of matched filtering, but this method is greatly affected by the pulse energy and it is prone to false alarms. A detection method based on pulse position and rising edge is adopted in [7] . First, each pulse is detected separately, and then four pulses are cooperatively judged to determine the presence of a header. This kind of method has good detection effect, but the verification process is cumbersome, especially when the first five bits (Downlink Format, DF) of the data block are interfered and the DF verification fails and the message is lost. In [8] , the pattern recognition method is used for the detection of the S-mode response signal, which can achieve the positioning of the leading head at low SNR. The method used in [9] is based on the traditional pulse detection method and optimizes the hardware for FPGA implementation.
The Spaceborne ADS-B receiving systems has a high real-time requirements, so the message detection algorithms cannot verify repeatedly. And because of the limited capacity of on-board equipment, the resource onboard is restrained. For the reason that the feature of the S-mode message header pattern is fixed, the calculation of the simplification of the algorithm for the detection of the leader head avoids the complexity of the conventional detection method based on the pulse position and the rising edge. Based on the S-mode message of the 1090ES data chain, the coding mode of the S-mode message is first studied. Based on this coding method, a preamble detection algorithm for the S-mode message based on the preamble correlation calculation is designed on the MATALAB/Simulink platform. Data bit extraction algorithm, and the algorithm is optimized for hardware. Finally, the algorithm is implemented on the hardware platform of Zedboard and AD9361, verifying the effectiveness of the algorithm.
Encoding of S-mode Message
According to different signal transmission methods, the encoding of ADS-B signals is also different. The Mode S 1090 ES technology is the popular application of the world today to civil aviation. Therefore, this paper states this encoding method firstly. The format of S-mode message is shown in Fig. 1 . The S-signal of S-Mode Message consists of a fixed-mode preamble and 56-bit or 112-bit data information bits. The signal adopts PPM (Pulse Position Modulation) coding method, and the signal data transmission rate is 1 Mbit/s. The ADS-B signal in S-mode is composed of 8 μs preamble and 112 μs data bits. The ADS-B message has a preamble duration of 8μs and consists of four fixed-format pulses, each with a width of 0.5 ± 0.05μs. With the first pulse position as the starting point of time, the second, third, and fourth appear at 1.0 μs, 3.5 μs, and 4.5 μs (within ±0.05 μs relative to the exact position) pulse. The data bits of the ADS-B signal have a duration of 112 μs and consist of 112 bits of message data bits. The waveform of the signal is derived from the PPM coding method. With respect to the first pulse of the preamble, the first bit of the message field signal pulse appears at 8.0 μs. The message pulse duration is 0.5±0.05 μs. Like the preamble, there can be no more than ±0.05 μs timing error for each message pulse at the precise location [4] .
S-mode ADS-B messages are coded by PPM, so the message is composed of square pulses. It is not allowed to have any two pulses whose amplitude difference exceed 2 dB in the same message. Both the rise time and the fall time are in the range of 0.05 μs to 0.1 μs. The 56 μs short message contains the message type, aircraft identification number, and cyclic redundancy check (CRC). The 112μs long message also contains altitude, position, speed, and flight status information [10] . Header 8μs Data 112μs Figure 1 . Format of S mode message.
The signal processed in this paper is the digital baseband signal that has processed through front-end antenna reception, down-conversion, AD sampling. After the front-end processing, the signal can already be regarded as characterizing the power signal. The symbol rate of S-mode ADS-B signal is 1 Mbit/s, and the PPM method determines that a symbol consists of a high level and a low level. The data in this paper uses a 12.5 MHz sampling frequency. The 12.5 MHz rate is selected to provide enough samples to precisely align the preamble with the first message bit. This makes one symbol to be sampled 13 times. Therefore, the number of sampled times in a high level of the symbol should be 6 or 7 times.
S-mode Message Detection Algorithm
As shown in the Fig. 2 , the figure describes the Simulink simulation model diagram in this paper. To detect the S-mode message from the signal contained in the channel noise interference, it is a challenge to correctly detect the preamble of the S-mode message firstly, and then start the data bit extraction according to the PPM coding method. After calculating the preamble correlation and the noise floor, the preamble of the S-mode message can be located, and then each bit of data needs to be extracted according to the PPM encoding, then the information contained in the S-mode is parsed according to the parsing. However, for aviation safety with high real-time requirements, the extracted data bits cannot be processed after storing a large amount of data. It is necessary to perform real-time processing on a sample-by-sample basis. This requires the receiver to complete clear registers and make bit decisions within the correct time. The calculation of checksums and other processes can efficiently complete the resolution of 88 information bits and 24 parity bits in real time. This paper divides this process into three parts: one is the timing control part, the other is the bit processing part, and the third is the CRC calculation and verification part. Through timing control, timing, reset, and control signals are generated for subsequent message decoding. Then message bit processing is performed. Finally, CRC check is performed. When the frame information passes the check, it indicates that the message is valid, and then a valid frame of ADS-B S-mode message is detected.
Timing control
Bit processing CRC check and frame detection Preamble and noise floor calculation 
Preamble Correlation and Noise Floor Calculation
Whether it is a long message or a short message of ADS-B, the S-mode message transmission starts with a fixed mode 8 μs preamble. The traditional algorithm for finding the pulse position generally considers the rising and falling edges of the extracted signal, and determines the position of the effective pulse by comparing the power values of the preceding and following sampling points, and then determines the positions of the four effective pulses, and then matches the leader mode of the S-mode. In this way, four pulse positions need to be found separately to determine the leader, thus the efficiency is low. This paper uses the characteristics of the fixed preamble pattern, combined with the calculation of the time series correlation to quickly and effectively determine the location of the preamble. Assuming that a time series is x(n), the autocorrelation function calculation for the time series is:
(1) For the S-mode preamble, its theoretical autocorrelation calculation result is shown in the Fig. 3 . It can be seen that the correlation peaks only when the signal can match the preamble. Based on this, using the correlation calculation of the preamble can quickly and effectively locate the preamble. The preamble correlation calculation in this paper uses a digital filter. Using filters can quickly perform correlation calculations on hardware. Because the preamble structure is fixed, as long as the corresponding filter is constructed, when the data sample passes through the filter, the data sample and the filter perform correlation calculation. When the correlation value is the maximum, it indicates that the preamble of the S-message has been searched. The digital filter is a FIR filter. According to the fixed mode of the preamble, based on a sampling frequency of 12.5 MHz, the FIR filter has a length of 75 and its tap coefficient is: flipud([ones(6,1); -1*ones(6,1); ones(6,1); -1*ones(7,1); -1*ones(6,1); -1*ones(6,1); -1*ones(6,1); ones(7,1); -1*ones(6,1); ones(6,1); -1*ones(6,1); -1*ones(7,1)]) . The FIR filter with a noise floor calculation has a length of 64 and its tap coefficient is: (ones(64, 1)/64). The filter is to accumulate the collected data and characterize the noise floor of the signal which refers to the standard reference in [5] .
The preamble and noise floor calculations in Fig. 2 are the digital filters designed above. Data is input into digital filter, and filtered calculation, finaly output results. As shown in Fig. 4 , the left diagram of Fig. 4 shows the signal original sampling data, and the right diagram of Fig. 4 shows the output diagram of the preamble correlation calculation result. In the original data graph, after the normalized data, it can be seen that there is no S-mode message in the signal and the value representing the power value is lower. At the arrival of the signal, the value is highlighted, indicating that there may be S-mode message reception. Similarly, the result of calculating the correlation value of the preamble is analyzed, and when there is no signal, the correlation value is low. This is consistent with the characteristics of low time-series and noise correlation. At the arrival of the signal, the correlation value gradually becomes higher, and when the two are perfectly aligned, the extreme value is reached, indicating that a signal matched with the preamble appears. Compared to the salient points of the two plot values, the signal sampling data highlights the possible arrival of S-mode messages. The highlight of the correlation shows that there is a signal with a very large correlation with the preamble of the S-mode message. The coincidence of the two shows the validity of this detection method. After that, it is possible to start the search for the data bits and then further confirm the correctness of the message bit resolution based on the CRC check. 
Timing Control
The timing control uses the Stateflow module of MATLAB/Simulink. This module is pretty good at timing control, and it also has great advantages for conversion to hardware implementation. As shown in the Fig. 5 , it describes the sequence control flow of the S-mode message in this paper. There are four processes:
(1) SyncSearch: To find the positioning preamble. This process compares the previously entered 6μs preamble with the noise floor. When the ratio between the two is greater than the threshold value of 10, it is considered that a preamble may be found. At this time, note the current preamble correlation value and set ResetActivateBP to 1, then start bit processing. At the same time, read the next 3μs preamble correlation value to compare, if there is a new peak, the second process will be re-performed. In addition, the samples are counted.
(2) aitForT0: To find the beginning of the first message bit. This process requires the first process to confirm the peak.
(3) BitProcess: Enable bit processing. The program enters the subsequent bit processing. (4) EmptyReg: When the sampling count point is greater than 88, it means that the data bit has been processed. To start processing the check bit, clear the checksum register and compare these bits with the bit processing output. When the sample counting point reaches 112 bits, it means that the check bit has also been parsed. At this time, the preamble correlation value is set to 0, reset, and the sampling count is also set to 0.
This part mainly provides the trigger and reset signals to the bit processing module and the CRC check module based on the result of the calculation of the preamble correlation value. It is the control center of the entire message detection. When the peak of the preamble correlation value is detected, the bit processing module is started. When the data bit is processed, it is possible to clear the CRC register, reset the system, and wait for the next processing. 
Bit Processing
ADS-B adopts PPM modulation. It is a kind of modulation method that uses pulse's relative position to transfer information. Its principle is: dividing M data bit time into L (L-2M, M is bit resolution), etc. Each copy is called a time slot. A pulse is sent in a time slot within a symbol time. This symbol time is a PPM signal. The S-mode message uses 2-PPM modulation, which means that a high level of 0.5 μs and a low level of 0.5 μs indicate "1", that is, a low level of 0.5 μs and a high level of 0.5 μs indicate "0" [11] . Under this coding condition, the amplitudes of the first 0.5 μs and the latter 0.5 μs were separately summed for each bit. Which one is a bigger one determines whether this bit is a logical 1 or a logical 0. As shown in the left panel of Fig. 6 , the input is the sampled data. After the delay part, 12 data samples are obtained. In the Select Rows module, the data is divided into two parts: the first 6 digits and the last six digits, and then they are accumulated. This is equivalent to summing the data sample amplitudes of the first 0.5μs and the latter 0.5μs. If the data sample of the first 0.5μs is bigger than the later 0.5μs data sample, the bit is "1", otherwise it is "0". After the bit processing module, the collected data is converted into bits. The result is shown in Fig. 6 on the right panel. At this point, the 112 data bits of the S-mode message have been extracted.
CRC Check and Frame Detection
After extracting each bit of data bits, a 24-bit CRC check is also needed to verify the correctness of each bit of data and ensure the validity of the message. The CRC cyclic redundancy check code is a simple coding method with strong verification ability. In the CRC check, the transmitted data sequence is treated as a high-order polynomial M (x), and the polynomial M (x) is modularly added to the generator polynomial g (x) agreed in the communication process, and finally the calculation is performed. The resulting remainder is added together with the transmitted data bits. On the receiving side, the received information bits are combined with the CRC check code using the same generator polynomial g (x) for modulo two addition. When the calculated remainder is zero, no error occurs during the transmission. If the remainder is not zero, it indicates that there is a bit error or more in the received data [12] . The polynomial of CRC-24 used in this paper is the following Eq. 2: Fig. 7 is the CRC check module used in this paper based on Eq. 2. This module is composed of the feedback shift register of Eq. 2 with delay, logic or operation and switching. This register refers to [13] to use some low-level modules for area optimization, and has a very good improvement in achieving hardware optimization and precise control. To parse out the 112-bit message bit, when the first bit of the message arrives, the CRC register is first reset so that the initial value of the CRC register is zero. Then, the data bits_in is input, through the feedback shift register, and the output CRC is the calculated residual value. If the remainder is zero, it indicates that the transmission is correct and error-free. Then, crc_out outputs the result and judges the CRC check valid signal. If the remainder is not zero, crc_out remains low and the CRC register is cleared during the last 24 bits. If the CRC of the receiver passes, the ADS-B message is valid. … Figure 7 . CRC check module. Figure 8 . CRC check and frame detection result. When the signal is set high, it indicates that the preamble is found, and the message bit is analyzed. From this moment on, each bit of data is parsed out with the parsing process, which is Bits. When parsing to 88 bits, the data bits have been parsed and the CRC checksum phase begins. The CRC_Chk signal goes high. The 112-bit message bits are parsed out and the CRC_Chk check passes. The signal does not go low. At this point, the CRC signal and CRC_Chk in the timing control are subjected to an AND operation and the frame detection is set high, indicating that a valid frame is detected. At this point, a complete S-mode message will be successfully decoded.
Experimental Verification
In order to verify that the algorithm can effectively detect the message of ADS-B S-mode message, and also can be implemented in hardware quickly and efficiently, this paper automatically generate VHDL programs using the detection algorithm implemented by Simulink, and in Zedboard and AD9361. The experimental platform is built to verify the function. Zedboard is a Zynq-7000 series core board from Xilinx. It combines a dual-core ARM Cortex-A9 processor and a programmable logic FPGA. It not only has objective hardware resources, but also has high-speed data processing capabilities. The RF transceiver uses an AD-FMCOMMS2-EBZ evaluation board from Analog Devices, Inc. The AD9361 is a highly integrated radio frequency transceiver module. Fig. 9 shows the actual airborne S-mode messages detected on the experimental platform built by Zedboard+AD9361. Using the packet detection algorithm in this paper, the detected packets are shown in Fig. 10 . ADSB_reset in the Fig.10 is the reset signal of the whole detection process, and ADSB_bit_clk is a trigger signal sent by the timing control to the bit processing module for each bit of processing, which is equivalent to the clock signal, and ADSB_bits is the extracted data bit. As can be seen from the figure, the bit processing module can effectively extract the data bits under the clock given by the timing control module. After the extraction is completed, the CRC check is passed and the ADS-B frame valid signal can be triggered, which indicates that a correct message is successfully detected. At the same time, the CRC register is cleared and ADSB_reset is reset, waiting for the next processing. This result shows that the algorithm in this paper can effectively detect the preamble of S-mode messages and can quickly complete the detection of S-mode message packets on the hardware platform. Table 1 summarizes the FPGA resources used by the traditional detection method based on the statistics in [9] and the FPGA resource usage of the detection method used in this paper. It can be seen that most of the resources used in this paper are relatively small, indicating that the algorithm used in this paper has certain advantages in hardware resource saving and can be well applied to resource-constrained spaceborne equipment.
Summary
Based on the MATLAB/Simulink platform, this paper uses the calculation of the preamble correlation to achieve the effective positioning of the preamble, and then completes the extraction of the data bits through an effective sequence control bit processing and CRC check process. Finally, The effectiveness of the algorithm in this paper is verified through hardware. The algorithm of this paper alleviates the problem that the traditional detection algorithm has a large amount of calculation and is difficult to implement in hardware. The use of hardware resources is less, and it has great practical value and guiding significance for spaceborne ADS-B receiving systems.
